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SOLID-STATE WIDE-RANGE LOW POWER CAMERA 
TIMER FOR SPACE APPLICATIONS 
BY 
Joseph C. Thornwall 
Goddard Space Flight Center 
Greenbelt, Maryland 
INTRODUCTION 
Rocket-borne camera instruments require some type of 
timing control device to open and close a camera shutter 
several times during a rocket flight, The camera shutter 
is opened for a preset period of time for a given exposure 
and then closed for a sufficient time to advance the film 
to the next frame before it is opened again. The timer 
described in this paper was developed to control the shutter 
of a camera designed to take preset time exposures of the 
sun during the flight of an Aerobee Rocket. The film 
exposure times required varied from a fraction of a second 
to several hundred seconds with a tolerance of plus or 
minus 10% from the nominal values. The tolerance required 
was no more stringent than this because the actual flight 
exposure time was telemetered back to the ground for use 
in analysing the photographs. 
Timing devices usually employed use either a fixed- 
frequen~)T-o3~1112tor clc?ck driving a chain of flip-flop scalers 
or a variable-frequency-oscillator clock driving a chain of 
flip-flop scalers with a diode matrix on the scalers to 
control t he  F---**----- ALc.yuel~Ly of the clock. Both of these systems 
use a relatively high-frequency basic-oscillator clock to 
determine the minimum timing interval, and a long sequence 
of flip-flop scalers to obtain a long timing interval. 
These timing devices have functioned quite satisfactorily 
on rockets in the past but they have had the disadvantage of 
not being very flexible. In the first case a large number 
of gates are connected in a specific way to obtain a given 
timing sequence and timing interval, and it is difficult to 
change these gates after the timer is fabricated; in the 
second case there is a limit to the dynamic range of the 
single variable-frequency oscillator and this controls the 
maximum time that can be obtained for a given minimum time. 
Many of the circuits used in the timer described in this 
paper were developed by the Experimental Systems Section of 
the Solar Physics Branch of the Goddard Space Flight Center 
for satellite payloads. 
average power and have proven quite reliable in satellite 
instruments, 
POWER SUPPLY AND SIGNAL ISOLATION 
These circuits require very low 
The camera and low-level electronic circuits for this 
experiment were mounted in a package atop the rocket in an 
attitude controlled "pointed section". 
section has a somewhat limited space and weight allowance; 
therefore, the camera shutter timer and experiment battery 
This experiment pointed 
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supply were mounted in a pressurized compartment below the 
pointed section. This separation introduced an unavoidable 
ground loop,  because the pointed section battery common 
was connected to the chassis at two points; near the low-level 
amplifiers in the pointed section and at the data-handling 
system battery supply common in a lower rocket compartment. 
This ground loop was one source of noise. There were other 
noise pulse sources caused by pulse currents flowing during 
the operation of the shutter and film transport solenoids, 
the pointed section torque motor, relays, timing circuits 
controlling various rocket functions and the data handling 
telemetry transmitter. 
In order to reduce the coupling of these noise signals 
into the timer, all of the timing and sequencing circuits were 
powered from an isolating dc-to-dc converter power supply and 
in addition, all signal pulses interfacing with the experiment 
battery and the isolating power supply were coupled through 
special pulse transformers. These pulse transformers 
were segment wound to reduce the primary-to-secondary 
capacitance to a minimum and thus eliminate spurious 
capacitively-coupled pulses from triggering the timing control 
circuits. 
A test was made on a complete breadboard circuit to 
determine the effectiveness of the aforementioned isolation 
teclmicpes. A noise pulse current was applied by a pulse 
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generator in series with the battery supply common lead. 
pulse was 10 microseconds long with a fraction of a microsecond 
rise time. The maximum peak pulse amplitude available from 
the signal generator was 5 amperes. This magnitude of current, 
of either polarity, did not spuriously trigger the timer. 
The timer did trigger spuriously with the same negative-going 
pulse at a magnitude of approximately 200 milliamperes when 
the battery and isolation power supply common leads were 
connected together. This is a good indication of the effectiveness 
of the isolation techniques. 
BLOCK DIAGRAM 
Figure 1 is a simplified block diagram of the complete 
This 
timer, including a waveform diagram showing the voltage signal 
produced on the output transistor. Electronic circuits in the , 
pointed section were designed to recognize each positive-going 
transition in this waveform, i.e. t3, t5,etc., and to command 
the film transport mechanism to step the film one position 
at each transition. These time intervals, t3 to t4, t5 to t6, 
etc., were all of equal length and were adjusted to be somewhat 
longer than the time required to move the film one position. 
The camera shutter was opened by circuits in the pointed section 
during the time intervals t2 to t3, t4 to t5, etc., and the 
camera shutter w a s  closed during all of the other intervals. 
There are 8 of these timing intervals in this timer with the 
time period of each interval controlled by a separate one-shot 
timer. The separate one-shot timers make it possible to 
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independently control each exposure time interval and, in the 
actual unit, timing resistors and capcitors were made accessible 
so that timing changes could be made right up to the time of 
flight. 
The output flip-flop shown in Figure 1 is arranged to have 
a preferred state, when the power is applied to the timer at 
time to, to assure that the output transistor switch remains off 
at power turn-on. The timing cycle is initiated, after a 
minimum time delay of approximately 6 seconds from power turn- 
on, by applying a voltage to the input of the 3-stage 
squaring amplifier (a minimum time delay is necessary, as 
will be explained later, because of the manner in which the 
field effect transistor (FET) timer one-shots perform at 
power turn on). When this voltage is applied, a pulse appears 
on the secondary winding of the isolating pulse transformer, T1, 
This voltage pluse triggers single-shot blocking oscillator 
number 2,  which presets the core toggle flip flop and the core 
sequencer and triggers the advance-film-timing one shot. 
One-shot blocking oscillator number 1 triggers at the end 
of the advance film timing one-shot interval and drives the 
core toggle flip-flop which produces an output pulse on 
output drive line number 1. This output drives a shift line 
of the core sequencer and a voltage pulse appears at core 
sequencer output number 1 which triggers FET timing one-shot 
number 1 and starts the first camera shutter timing interval. 
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A voltage pulse is also generated at this time on the secondary 
of isolation transformer, T3, which triggers the output flip-flop 
and turns on the output transistor switch (time t2 in Figure 1). 
One side of all of the FET one-shot timing circuits is 
applied to the input of an tror'l gate connected to one input of 
a differential amplifier (the reason for the differential 
amplifier will be explained later). At the end of timing 
interval number 1 a voltage pulse appears at the output of 
amplifier, A I ,  which triggers the advance-film-timing one-shot 
and, through isolating transformer, T2, resets the output flip- 
flop to turn off the output transistor switch to end the first 
timing interval (time t3). 
timing one-shot interval blocking oscillator number 1 triggers 
and the cycle continues as output number 2 of the core sequencer 
produces a pulse which triggers FET timing circuit number 2. 
This cycle repeats with each successive trigger of a FET timing 
one-shot until the end of the last timing interval (time t17). 
At the end of the advance film 
At time , t17, the advance-f ilm-timing one-shot triggers 
and the output flip flop resets for the last time. 
end of the last advance-film-timing one-shot interval a final 
pulse is applied to the core sequencer and a pulse appears at 
point p (time t18), however, the output flip-flop is not set at this 
time since no pulse appears on the secondary of isolating pulse 
transformer, t3. Furthermore, no core in the core sequencer 
remains preset (binary ! 'omrr state) at the completion of the 
At the 
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cycle and any subsequent triggering of the advance-f ilm- 
timing one shot will not product a p’-? . l~e  ~ r :  m y  of the core 
sequencer outputs to start the cycle at the wrong time. More 
will be said about this in a later section. 
FIELD EFFECT TRANSISTOR TIMING ONE-SHOT CIRCUIT. 
Figure 2 shows a circuit of the FET timing-one-shot circuit 
used in this timer. It is a complimentary-symmetry one-shot 
with a field effect transistor (FET) in the timing network. 
The FET has a high input resistance and therefore a relatively 
large value timing resistance may be used to obtain a much longer 
delay time than is possible with this circuit without the FET. 
The FET isolates the timing RC elements from transistor 44 and 
provides gain between the junction of R and C and the base of 
trans is tor 44 
There were two undesirable features in the operation of 
the FET-timing-one-shot circuit which had to be taken into 
account when using it in a practical circuit: the voltage waveform 
at the trailing edge of the timing interval was not ideal for 
R-C differentiating and, depending on the length of the timing 
interval, some time was required for the circuit to reach a 
quiescent state after the power was applied. 
is here defined as, the state in which transistors 44 and Q1 
have turned on, transistors 42 and Q3 have turned off and 
capacitor, C, has charged to its m a x i m  voltage (See Figure 2 ) e  
The voltage waveform at the trailing edge of the timing interval 
The quiescent state 
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' was adjusted so that the differential amplifier changed state 
at a voltage, vt, during the maximum time-rate-of-change of the 
voltage transition. Some voltage gain was introduced following 
the differential amplifier to obtain a fast-rising pulse for 
triggering the advance-film-timing one-shot and the output 
flip-flop. 
If a trigger pulse is derived at the output of the 
differential amplifier each time a negative-going voltage 
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timing cycle initiation when the FET-timing one-shot goes to 
its quiescent state some time after power turn on (this time 
is approximately 6 seconds in a 100 second timing interval). 
Since voltage pulses from the core sequencer trigger the 
FET-timing-one-shot circuits to continue the timing cycle 
the required protection is obtained by arranging the circuit 
so that it is impossible to obtain a pulse from the core 
sequencer until the timing cycle is initiated by the application 
of a voltage to the "initiate timing cycle" input, This will 
be explained in the section of this paper describing the core 
sequencer, 
The FET-timing-one-shot circuit has one additional feature 
which controls the way the timer performs at power turn off 
and turn on. There is no problem in the normal operation of 
the timer since the power will remain turned on until the end 
of the complete timing cycle. A charge will remain on capacitor, 
C, when the power is removed, which will discharge at a rate 
determined by the RC-time constant of the circuit. 
is reapplied before sufficient time has elapsed to completely 
discharge capacitor, C, the output of the FET-timing-one-shot 
circuit will be positive and remains positive until the charge 
has been removed and transistor Q4 turns on. 
a proper timing cycle cannot be initiated until a minimum time 
of the longest FET-timing-one-shot circuit interval is allowed 
A 
If the power 
This means that 
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to elapse between power turn-off and the initiation of a new 
cycle, In other words if the longest timing interval is 100 
seconds then a minimum time of 100 seconds should be allowed 
to elapse between the time the power is turned off and a new 
timing cycle is initiated, regardless of when the power is 
reapplied during the intervening interval. 
CORE FLIP J?LOP CIRCUIT 
Figure 4 is a schematic diagram of the core flip flop. 
This circuit requires extremely small average power at the low 
duty cycle rates of this timer. 
is to provide pulses alternately on sequencer shift line number 
1 and number 2 from each pair of pulses applied to the input 
from BO number 1. 
occurs on sequencer shift line number 1 when the first BO 1 
input pulse is applied. 
The purpose of this circuit 
The circuit is also arranged so that a pulse 
The core flip flop operates in the following way: first 
the BO 2 pulse drives transistor switch Qg ttonl' and causes a 
pulse current, 12, to flow from the sequencer through a winding 
on non-linear core transformers A and A This pulse switches 
the core of transformer A, to the "zero" state and the core of 
transformer A1 to the tlone'l state. 
transistor switch Q7 "on" which causes a pulse current, 11, 
to flow from plus five volts through a winding on each of the 
non-linear core transformers, A, and A i .  This pulse switches 
Next a BO 1 pulse drives 
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the non-linear core of transformer A1 to the Itzeroff state, 
producing a voltage pulse that triggers blocking oscillator 
transistor Q1, which in turn drives transistor switch 46 rfonrf 
and returns sequencer shift line number 1 to power supply 
common. The width of the pulse that drives transistor switch 
Q7 is arranged to be less than the width of the pulse obtained 
from blocking oscillator transformer TI. After current pulse, 
11, has returned to zero, the overshoot voltage obtained from 
blocking oscillator transformer T1, drives transistor switch Q2 
t1Onff to produce a pulse current, 13, which switches the non- 
linear core of transformer A. to the troneft s ate. 
BO 1 pulse drive to transistor switch Q7 causes the non-linear 
core of transformer A. to switch to the ffzeroft state, producing 
a voltage pulse that triggers blocking oscillator transistor 
Q3, which in turn drives transistor switch Q5 flontf and 
returns sequencer shift line number 2 to the power supply 
common, 
transformer T2 drives transistor switch 44 ttonff and switches 
the non-linear core of transformer A1 to the Ifonelf state. 
This cycle is repeated for each pair of BO 1 pulses which 
alternately switches sequencer shift lines 1 and 2 ,  thus 
providing the desired two-phase signal to the sequencer. 
CORE SEQUENCER 
The next 
The overshoot voltage from blocking oscillator 
A detailed schematic diagram of the core sequencer is 
shown in Figure 5. The core sequencer provides the following 
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I -  signals:  t i m e  sequential pulses on 8 separate output l i n e s  
I 
t o  t r igger  the 8 FET one shots; t i m e  sequential pulses on one 
isolated l i n e  p a i r  output t o  tr igger the output f l i p  f lop;  
and a s ingle  pulse tha t  appears only once on another isolated 
I 
.. 
l i n e  p a i r  output a t  the end of the complete timing cycle. 
This l as t  pulse w a s  not used i n  the f i n a l  version of the 
t i m e r  but it w a s  thought a t  one t i m e  t ha t  it would be necessary, 
therefore,  the additional core w a s  connected in to  the core 
sequencer when it w a s  fabricated. 
the added feature  of allowing no output pulses t o  appear before 
t h e  s tar t  of an actual timing cycle, even though spurious input 
s ignals  may occur a t  power turn on. 
requirement w a s  discussed i n  a previous sect ion of t h i s  paper. 
There are 3 series-connected input l i n e s  on the core 
sequencer; a preset l i n e  connecting a l l  of the cores i n  series 
with 5 turns on each core; one s h i f t  l i n e  connecting all of 
the odd-numbered cores i n  series with 16  turns.on each core 
and another s h i f t  l i n e  connecting a l l  of the even-numbered cores 
i n  series with 16 turns on each core. A current pulse on the 
preset l i n e  switches core number 1 t o  the *(onelf state and a l l  
of the other cores i n  t h i s  l i ne  t o  the llzeroll state. A current 
pulse on e i t h e r  s h i f t  l i n e  switches a l l  of the cores on tha t  
l i n e  t o  the 'lzeroll state. 
The core sequencer provides 
The reason f o r  t h i s  
The core sequencer w i l l  not operate u n t i l  a pulse i s  
applied t o  the preset l i n e  input. 
Figure 5, switches core number 1 t o  the state and switches 
This pulse current,  11 i n  
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any other core in the sequencer that may have been in Ironell 
state to the ~~zero~~state. This same current also switches 
the core of transformer A1 in the core flip flop to the Ifonell 
state. 
so that any core that switches will do so over a relatively 
long period of time (20 microseconds) and, as a result, the 
voltage appearing on the output windings will be very small. 
This prevents the possibility of a trigger pulse appearing 
at this time on one of the sequencer output lines. In the 
normal operation of the timer the only cores that will switch 
at this time are cores number 1 and 10 and the polarity of 
pulse voltage produced by these cores would cause no harm; 
however, during the testing of the unit there are times when 
it is desirable to start the cycle over before it has completed 
and this will cause the core that was left in the ~ ~ o n e ~ l  state 
to return to the llzerolf state and the resulting output voltage 
The current pulse magnitude in this line is adjusted 
could spuriously trigger a one shot and the output flip flop. 
Another reason for this pulse to switch the cores slowly is 
that this same pulse presets the core flip flop and, if the 
core of transformer A, switches fast, transistor Q3 will trigger 
and cause shift line number 2 to be pulsed. 
cause any core sequencer even-numbered core that is in the Ilone'I 
state to be switched and to produce an unwanted trigger pulse. 
The output pulse voltage produced when these cores switch over 
a 20 microsecond interval is far below the pulse voltage amplitude 
This pulse would 
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required to trigger the one shot and flip flop circuit and 
thus assures that no timing circuit will be triggered at the 
time the preset pulse is applied. 
After the preset line has been pulsed, the next input 
to the core flip flop causes a current pulse, I*, to be 
produced in shift line number 1. 
number 1 to the "zerott state and produces a voltage pulse on 
the 30-turn winding of this coreo 
current pulse, 11, that flows from the dot side of the 
30-turn winding on core number 1 through a diode, the 4-turn 
primary winding of transformer, T3, the 50-turn winding 
on core number 11, the 7-turn winding on core number 2 and 
back to the non-dot side of the 30-turn winding. 
pulse I ~ ,  produces a voltage pulse on the isolated 
secondary winding of transformer, T3, that triggers the 
output flip flop and a negative-going voltage pulse on the 
30-turn winding of core number 2, as core number 2 switches 
to the fronett state, that triggers the number 1 FET one shot, 
The voltage pulse from core number 2 is negative with 
reference to the plus 5 volt supply, which is the d-c voltage 
applied to the emitter of Q2 in the FET one shot, which 
makes it possible to direct couple this point, through a diode, 
to the base of transistor Q2. 
number 11 is a convenient way of obtaining a small inductance. 
This inductance is small enough so that it does not affect 
This pulse switches core 
This voltage pulse produces 
Current 
The 50-turn winding on core 
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the current pulse that flows when one of the cores switches 
from a Ilone'f to a "zero" state, but it is large enough to 
reduce the amplitude of the current pulse that is generated 
when the llnoisell flux-switches in the other cores on the shift 
line. Core number 11 eliminates the noise pulse that appears 
on the outputs of the cores already in the zero state each 
time a shift line is pulsed. 
The next pulse applied to the input of the core flip flop 
causes a current pulse, 13, to appear on shift line number 2. 
This pulse switches core number 2 to the 'szerof1 state, producing 
a current pulse, I , which causes a voltage to appear at both 
output number 2 and the secondary of transformer T3, which 
triggers FET one shot number 2 and sets the output flip flop 
and continues the cycle. This cycle is repeated, as each 
shift line is alternately pulsed, until core number 10 switches 
to a 11one" state at the end of the last advance-film-timing 
one shot interval. The current pulse that switches core number 
10, produced by core number 9, does not flow through the primary 
of transformer, T3, therefore the output flip flop will not be 
set by this pulse and the cycle will end. 
SPECIFICATIONS 
A complete timer schematic diagram, including timing 
waveforms, is shown in Figure 6 .  
in this schematic have already been discussed, therefore no 
further comments will be added in the way of explanation of 
this schematic. A paper explaining the 5 volt regulated supply 
Most of the unusual circuits 
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is under preparation and will be published at a later time. 
The timer has the following electrical specifications: 
1. Input Voltage: i -16 to +22 volts (nominal 19.5 volts) 
2. Input current: 5.4 milliamps maximum at nominal 
voltage 
3. Initiate timing input: 16 volts minimum with a 
maximum rise time of 10 
milliseconds 
4 .  Maximum load current on output switch: 40 milliamps 
at nominal power supply voltage 
5. Operating temperature range: -50'C. to +6OoC 
6. Timing interval tolerance: +5% - over the operating 
temperature range. 
7. Timing intervals: 8 intervals 
8. Timing period: Each interval independently adjustable 
from 0.3 seconds to 100 seconds. (This 
was the range required for this application). 
9. Step film period: 1 second +lo% - 
10. Pulse at end of timing interval: pulse amplitude, 
10 volts peak, pulse width 1 microsecond and 
output impedance 680 ohms. This pulse appears 
on an isolated line pair 
The timer has the following mechanical specifications: 
1. Height: 2.8'1 
2. Width: 2.611 
3. Depth: 3.4'1 
- 22 - 
4 .  Mounting: flange at bottom of unit with 4 mounting 
screw holes spaced 3 3/4tt x 2 1/1611. The 
mounting flange measures 4 1/4** x 2 3/411. 
5. Weight: 376 .grams 
6. Vibration: 15G, 5 to 2000 cps.  
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